APPENDIX A

"CLEAN" VERSION OF EACH PARAGRAPH/SECTION/CLAIM 37 C.F.R. § 1.121(b)(ii) AND (c)(i)

CLAIMS (with indication as amended or new):

11. (Amended) A PLL frequency synthesizer which outputs a signal having a desired frequency, comprising:

a voltage-controlled oscillator (VCO) for generating an output signal having a voltage and a frequency;

a phase comparator for comparing a phase of the frequency of the VCO generated output signal with a phase of a frequency of a reference signal and outputting a difference signal; and

a charge pump for producing an output signal in response to the difference signal output from the phase comparator and for driving the VCO, wherein the voltage of the output signal from the charge pump is within predetermined driving limits, and

wherein when the charge pump output signal voltage changes to a value close to one of the driving limits thereof, both the output signal from the charge pump and a power supply signal having a voltage which cancels the change in the charge pump output signal voltage are inputted to the VCO, thereby maintaining stability of the output signal from the VCO.

13. (Amended) A radio communication apparatus comprising a PLL frequency synthesizer which outputs a signal having a desired frequency, the PLL frequency synthesizer including:

a voltage-controlled oscillator (VCO) for generating an output signal having a voltage and a frequency;

a phase comparator for comparing a phase of the frequency of the VCO generated output signal with a phase of a frequency of a reference signal and outputting a difference signal; and

a charge pump for producing an output signal in response to the difference signal output from the phase comparator and for driving the VCO, wherein the voltage of the output signal from the charge pump is bound within predetermined driving limits, and

5

10



10



wherein when the charge pump output signal voltage changes to a value close to one of the driving limits thereof, both the output signal from the charge pump and a power supply signal having a voltage which cancels the change in the charge pump output signal voltage are inputted to the VCO, thereby maintaining stability of the output signal from the VCO.

00041677;1